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In this work, we demonstrate a silicon nanocrystal Field Effect Transistor (ncFET). Its operation
is similar to that of a Tunnelling Field Effect Transistor (TFET) with two barriers in series. The
tunnelling barriers are fabricated in very thin silicon dioxide and the channel in intrinsic
polycrystalline silicon. The absence of doping eliminates the problem of achieving sharp doping
profiles at the junctions, which has proven a challenge for large-scale integration and, in
principle, allows scaling down the atomic level. The demonstrated ncFET features a 104 on/off
current ratio at room temperature, a low 30 pA/lm leakage current at a 0.5 V bias, an on-state
current on a par with typical all-Si TFETs and bipolar operation with high symmetry. Quantum
dot transport spectroscopy is used to assess the band structure and energy levels of the silicon
island.VC 2014 AIP Publishing LLC. [http://dx.doi.org/10.1063/1.4876765]
The Complementary Metal–Oxide–Semiconductor
(CMOS) technology is at the heart of modern electronic
devices.1 The performance of its fundamental component,
the Metal–Oxide–Semiconductor Field Effect Transistor
(MOSFET), can be evaluated in terms of on/off output cur-
rent ratio, off-state leakage current, and subthreshold slope.2
However, certain performance characteristics of the
MOSFET are intrinsically limited by the physics involved in
the device.1–3 For example, the thermal activation of carriers
imposes a limit on the subthreshold slope, which cannot be
inferior to 60mV/decade.2 A promising approach is to take
advantage of the exponential dependence of tunnelling cur-
rent on the width of a barrier to block thermal electrons
while enabling a fast transistor turn-on with gate voltage, as
it is the case in tunnelling Field Effect Transistors (TFETs)3
or Schottky barrier Field Effect Transistors.4 In typical
TFETs, a single tunnelling barrier is formed by doping the
source, channel, and drain to form a p–i–n-like junction.3
However, tight control of the doping profile is challenging
because of dopant diffusion problems that prevent forming
atomically sharp junctions,5 therefore limiting the built-in
electric field and the on-state current.6
In this work, we fabricated and characterized a transistor
made out of an intrinsic silicon nanocrystal contacted by two
metallic source/drain electrodes, which we call a nanocrystal
Field Effect Transistor (ncFET, Fig. 1(a)). The switching
mechanism relies on the gate-induced modulation of a tunnel
barrier in a process very similar to a Schottky barrier FET.4
This can, in principle, allow sub-60-mV/decade subthreshold
slope and extremely low leakage current. Unlike many previ-
ous demonstrations of similar devices with self-assembled
quantum dots,7–9 ours is entirely nanofabricated with industry-
compatible techniques. The ncFET also differs from Schottky
barrier FETs with silicide source/drain4,10 by three facts. First,
the leads are not made of a silicide but of an elemental metal.
Second, the channel is very small in all spatial dimensions
and separated from the leads by a thin insulator, which makes
it effectively an island. Third, its very flexible fabrication pro-
cess uses polycrystalline silicon (poly-Si) and differs wildly
from planar1 or silicon-on-insulator2,11 MOSFETs. Doping is
intentionally avoided to enable extreme scaling of the device
dimensions and avoid the dopant diffusion and non-
uniformity problems mentioned earlier.
The transistors were fabricated using a nanodamascene
process based on the one of Dubuc et al.12 An oxidized sili-
con substrate is patterned with electron beam lithography
and a CF4/H2/He Inductively Coupled Plasma (ICP) pro-
cess13 to produce 25 nm wide and 20 nm deep source/drain
nanotrench and lateral gate trench. A 40-nm-thick amor-
phous silicon (a-Si) film is deposited using Low Pressure
Chemical Vapor Deposition (LPCVD) at 525 C. An a-Si
nanowire is then patterned over and perpendicular to the
nanotrench using a C4F8/SF6 ICP etch.
14 The resulting struc-
ture is shown in Fig. 1(c). A 800 C, Rapid Thermal Anneal
(RTA) is used to form poly-Si with a thin film grain size in
the range of 150–300 nm with the goal of forming an island
with few or no grains. The tunnel junctions are prepared by
etching the native oxide at the surface of the poly-Si nano-
wire using diluted hydrofluoric acid (HF) and letting it
re-oxidize for 2 h in cleanroom air before Ti deposition,
which yields an estimated SiO2 thickness of 0.5 nm.
Titanium is deposited and then polished using a Chemical
Mechanical Polishing (CMP) process,15 which isolates the
silicon island and yields the structure of Fig. 1(d). This key
step enables the unique nanocrystal geometry and position-
ing. Very interestingly, the nanodamascene poly-Si process
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opens the door to using different lead and channel materials,
as well as integration over various types of substrates.
The transistor characteristics of the ncFET are shown in
Fig. 2. Current through all terminals is monitored to validate
that source–drain current goes through the island and that
gate leakage is always below 0.5 pA and therefore negligible.
The substrate is used as a back gate to supply voltage VG rel-
ative to the drain with an oxide thickness of 86 nm. The lat-
eral gate being located 180 nm from the island in the
featured device, its contribution is small compared with the
back gate and hence is neglected in the following discussion.
The channel width is 25 nm.
As shown by the data of Fig. 2(a), the transistor is a nor-
mally off device and works equally well for positive and
negative gate biases. The current rises exponentially with
gate bias, a clear sign of tunnelling. This rise shows no indi-
cation of saturation for all accessible gate biases. Since the
source is a metal, supply of electrons should not be a limiting
factor. Moreover, the junction being, in principle, close to
atomically sharp, it can build much bigger electric fields
than doped junctions.6 Therefore, better gate electrostatics
(e.g., lower equivalent oxide thickness and source–gate over-
lap) are expected to yield significantly better Ion,
16 while the
demonstrated value of 2.5 lA/lm at VDS¼ 0.9V and
VG¼ 25V is already on a par with all-silicon TFETs that do
not include CMOS technology boosters and source–gate
overlap.3,16 The demonstrated Ion and Ioff are both roughly
two orders of magnitude smaller than Schottky barrier
FETs.4 Taking into account that Ion could be further
improved to 150 lA/lm (see discussion below), the ncFET
then compares very favorably with both Schottky barrier
FETs4 and optimized all-silicon TFETs.3,16
A plateau of leakage current is observed at low VG and
VDS (Fig. 2(a)). Possible leakage mechanisms are thermionic
emission over the barrier,6 Shockley-Read-Hall generation6
at the lead–island interface, and direct or trap-assisted tun-
nelling through the island.6 Preliminary results at low tem-
perature on similar devices indicate that the leakage plateau
is mostly independent of temperature. Therefore, the most
likely leakage mechanism is direct and potentially
trap-assisted tunnelling. This would also be consistent with
the high current noise and will be discussed again later. The
leakage current is 120 pA/lm at VDS¼ 0.9V. This is 40
times smaller than low operating power MOSFETs and 830
times smaller than high performance MOSFETs.17 The leak-
age current (extracted from Fig. 2(a) at VG¼ 0V) reduces to
30 pA/lm at a lower VDS¼ 0.45V value, which is the pro-
jected low-operating-power supply voltage.17
An important parameter is the Ion/Ioff ratio. From the
graph of Fig. 2(c), it is seen that Ion/Ioff is maintained well
above 103 over a wide range of VDS values, from 0V to
1.5V, and reaches 1.2 104. This makes the ncFET a very
versatile device able to operate both at high and low supply
voltage. While improving Ioff would require a longer channel
or an improved processing, Ion can be easily enhanced. In
fact, redesigning the interconnect circuit could allow to push
the gate swing to 30V, improving Ion/Ioff to an extrapolated
value of 106 by increasing Ion to 150 lA/lm, enough to start
competing directly with the one of MOSFETs.3,17 Such a
high Ion has already been achieved using a more favorable
gate configuration.18 Moreover, adding a state-of-the-art
high-k dielectric gate stack could reduce the equivalent oxide
thickness from 86 nm to below 1 nm. This would correspond
to a scaling of the gate voltage from 30V to 0.35V and of
FIG. 1. (a) Schematic view of the ncFET (not to scale). (b) Schematic cross-
section along the source/drain axis, showing transistor materials stack and
actual dimensions. (c) Lateral-view Scanning Electron Microscope (SEM)
image of a transistor at an intermediate fabrication step. It shows the source/-
drain nanotrench, the lateral gate trench, and the etched a-Si nanowire over-
lapping the source/drain trench to form the future transistor island. (d) Top-
view SEM image of a finished device. The final CMP step isolates the island
after removing all material not embedded in a trench.
FIG. 2. (a) IDS–VG characteristics for VDS¼ 0.15V, 0.45V, 0.9V, and 1.5V
showing near-perfect bipolar behavior. The subthreshold slope for this gate
geometry is 4500mV/decade. (b) IDS–VDS characteristics for positive and
negative values of VG (5V intervals). (c) Demonstrated on/off current ratio
as a function of VDS. The Ion and Ioff values are taken from (a) at
VG¼þ26V and 0V, respectively. The ncFET can therefore operate over a
wide range of VDS values, making it capable of working at typical (1V)
and low-power (<0.5V) supply voltage.
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the subthreshold slope from 4500mV/decade to below
52mV/decade, making it useful for low-power applications.
We now investigate the similarity of the structure with
quantum dots. This is motivated by the geometry of the de-
vice, which is expected to trap electrons inside the channel
due to the thin oxide layer in the tunnel junction. In fact,
quantum dot transport spectroscopy can provide us with
insights on the band structure of the channel or island and
helps to understand the transport mechanisms. In the quan-
tum dot picture, the energy states of the electrons in the
island are discrete due to the charging energy EC and quan-
tum confinement energy EK.
19 The energy required to add an
electron onto the island is then Eadd¼ECþEK. A transport
spectroscopy measurement can allow to identify these
energy levels.20 It consists of a measurement of IDS as a
function of both VDS and VG. The diamond-shaped regions
of blocked current, called Coulomb diamonds, contain the
information on the energy level structure of the island.
Figure 3(a) shows such a measurement, where a wide,
diamond-shaped region of blocked current appears in the
center of the plot. In our structure, the silicon gap appears as
a large gap between the energy levels of the valence and con-
duction bands (Fig. 3(f)). If the temperature is higher than
the small intraband levels, but much smaller than the gap,
we then expect to see one large Coulomb diamond with an
addition energy approximately equal to the silicon gap
1.12 eV.1 Our data does agree with this model. From Fig.
3(a) (black dashed line), we extract an addition energy of
1.3 eV, close but larger than the gap value. It is suspected
that the difference could be accounted for by the very small
dimension of the island in the vertical direction (around 5 to
7 nm), where quantum confinement causes an increase in
bandgap.21 The high symmetry between positive and nega-
tive values of VG is a strong indication that the band align-
ment of Fig. 3(f) is experimentally correct. This allows us to
describe qualitatively the band structure for different config-
urations of VDS and VG. For example, the diagram of Fig.
3(c) illustrates the main leakage mechanism at high VDS.
When gate bias is applied (Figs. 3(b) or 3(d)), the bands are
curved up or down, allowing to modulate the width of the
tunnelling barrier. The electrostatic screening from the leads
causes the gate to have more influence on the center of the
channel than on its ends. This causes a band curvature like
the one of Figs. 3(e) and 3(g). Screening effects by the elec-
trons in the channel are neglected, because they are expected
to change only the quantitative behavior of the bands. In
fact, in these bias configurations, the island is expected to
form a potential well that would confine electrons or holes
and produce Coulomb blockade at a lower temperature.22
Indeed, the features observed at low VDS of Fig. 3(a) (green
dashed lines) could be attributed to poorly confined and/or
temperature-blurred Coulomb blockade.
From the data of Figs. 2(a) and 3(a), it is seen that the
noise level is very high and sometimes telegraphic in nature
(not shown). Moreover, charge jumps are visible in the dia-
mond of Fig. 3(a). It is suspected that the number of charge
defects is large, producing charge fluctuators23,24 or trap
states that can affect the tunnel junctions. Because the tun-
nelling transport mechanism is extremely sensitive to dis-
tance, any small variation in the device’s electrostatic
environment is transduced in large current fluctuations. It is
unclear whether the defects are located in the surrounding
dielectric, the SiO2 tunnel barrier or the island itself.
Nevertheless, we do think that an anneal of the SiO2 tunnel
junction would be beneficial. It should be added that it is
expected that the titanium of the leads will consume part of
the tunnel junction over time. This process can lead to traps
in the barrier and time-evolving behavior. In the future,
replacing the SiO2 and leads materials should be considered.
In summary, we have fabricated a tunnelling field
effect transistor with metallic source and drain where the
channel is made of a silicon nanocrystal. This transistor
relies on intrinsic material for its operation, therefore elimi-
nating the need for doping and allowing aggressive scaling
down to the atomic level. Electronic transport is found to
occur via tunnelling from the metal source to the channel
conduction band at positive gate bias due to the strong elec-
tric field achieved in the absence of doping. A relatively
FIG. 3. (a) Transport spectroscopy at 300K showing features similar to
Coulomb blockade (black dotted line). Here, the current is plotted in a loga-
rithmic scale as a function of both VDS and VG. The large Eadd¼ 1.3 eV is
caused by the silicon bandgap, enlarged from its bulk value 1.12 eV by strong
quantum confinement in the vertical direction. Note that the current is not per
unit gate width. (b)–(g) Band edge schematic for different values of gate volt-
age and source–drain bias. Diagrams are approximately to scale. The thick
vertical black line represents the thin SiO2 barrier. (f) Neutral band alignment,
showing the slightly enlarged silicon bandgap. (e) and (g) At low VDS, the
gate attracts electrons (g) or holes (e) onto the island. The large quantum con-
finement energy causes additional hundred meV, ill-defined, room-tempera-
ture Coulomb diamonds (green dotted lines). (c) Leakage mechanism where
electrons can tunnel through the island even in the absence of gate bias due to
the small island length. (b) and (d) Gate bias changes the tunnel barrier width,
allowing to maintain good Ion/Ioff even at high VDS.
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good on/off current ratio, reaching 104, is demonstrated at
room temperature over a wide range of source–drain bias.
We argue that this could be improved to 106 with better
gate electrostatics. Quantum dot transport spectroscopy was
used to assess the band structure and energy levels of the
silicon island. It shows that the ncFET could potentially be
used as a single electron transistor and trap single electrons
or holes. Future investigations will address the details of
the transport mechanisms through low temperature trans-
port measurements.
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